CMOS DESIGN OF LOW POWER HIGH SPEED HYBRID FULL ADDER

Authors

  • Maheshwaran K

DOI:

https://doi.org/10.20894/IJMSR.117.008.001.003

Keywords:

Complementary Metal-Oxide-Semiconductor (CMOS), Electronic Design Automation (EDA), Arithmetic and Logic Unit (ALU).

Abstract

In this paper, the design of hybrid full adder CMOS design is presented. There are various design modules are used to implement the hybrid full adder design. Transmission gate logic based hybrid full adder design is implemented in this paper by using complementary metal oxide semiconductor (CMOS) logic for low power applications. In general, the full adder performance evaluation is analyzed for 1 bit and these design bit size is extended up to 4 bit for various applications like ALU Unit. For high speed applications, the proposed design is used and also it reduces the delay and power than existing design. Extended 4-bit full adder is performed with low power voltages and reduced number of transistor counts. There are various logic is used to design a full adder to check the synthesis comparisons through schematic design.Proposed design is designed in S-Edit, these output waveform and simulation results are evaluated in T-Spice by using Tanner EDA Tool.

Downloads

Download data is not yet available.

Author Biography

Maheshwaran K

Electronics and Communication Engineering, SBM College of Engineering, Dindigul.

References

[1] C.-K. Tung, Y.-C. Hung, S.-H. Shieh and G.-S. Huang, “A low-power high-speed hybrid CMOS full adder for embedded system,” inProc.IEEE Conf. Design Diagnostics Electron. Circuits Syst., vol. 13, pp. 1–4,2007.

[2] S. Goel, A. Kumar, and M. A. Bayoumi, “Design of robust, energy efficient full adders for deep-sub micrometer design using hybrid-CMOS logic style,” IEEE Trans. Very Large Scale Integation (VLSI) Syst., vol. 14,no. 12, pp. 1309–1321, Dec. 2006.

[3] N. H. E. Weste, D. Harris, and A. Banerjee, CMOS VLSI Design: A Circuits and Systems Perspective, 3rd ed. Delhi, India: Pearson Education, 2006.

[4] D. Radhakrishnan, “Low-voltage low-power CMOS full adder,” IEEProc.-Circuits Devices Syst., vol. 148, no. 1, pp. 19–24, Feb. 2001.

[5] R. Zimmermann and W. Fichtner, “Low-power logic styles: CMOS versus pass-transistor logic,” IEEE J. Solid-State Circuits, vol. 32, no. 7,pp. 1079–1090, Jul. 1997.

Downloads

Published

2016-12-12

Issue

Vol. 8 No. 1 (2016)

Section

Articles

License

Authors need to sign following agreement with International Journal of MC Square Scientific Research before publishing their articles:

  • Authors need to return copyright form to Journal Editor-in-chief to proceed their articles for publication. Meantime, the journal licensed under a Creative Commons Attribution License, which permits other user to distribute the work with an acknowledgement of the authors for International Journal of MC Square Scientific Research.
  •  Authors are also able to share their separate, additional contractual arrangements for the non-restricted contribution of the journal with an acknowledgement of publication in International Journal of MC Square Scientific Research.
  • Authors are allowed and encouraged to share their work during the submission process for increasing citation and exploring to increase the paper availability in worldwide way. The Effect of Open Access.