• Mahalakshmi M R
  • Rajalakshmi T
  • Prithra P



Carry Select Adder, Ripple Carry Adder, and Binary to excess one Converter, Vedic Multiplier, Area-Efficient, and Delay.


Vedic multiplier is designed using area-efficient Carry Select Adder (CSLA). As the multiplication is the process of subsequent addition, adder is important block in implementation of multiplier. Digital adder has problem of carry propagation, thus carry select adder is used instead of simple Ripple Carry Adder (RCA). Carry select adder is known to be one of the fastest adder structures. Here Vedic multiplier is implemented instead of normal multipliers like add and shift multiplier, array multiplier etc. The goal is to design Vedic multiplier based on crosswise and vertical algorithms using area efficient Sqrt CSLA. Conventional CSLA designs like Binary to Excess one Converter (BEC) based CSLA and Modified CSLA (MCSLA) are compared with proposed CSLA design to prove its efficiency. It shows improved performance in terms of area. This renovated CSLA is used to design proposed Vedic multiplier. The proposed Sqrt CSLA based Vedic multiplier provides better results in power and speed of the digital circuits.


Download data is not yet available.

Author Biographies

Mahalakshmi M R

Assistant Professor, Department of ECE Sri Muthukumaran Institute of Technology, Chennai.

Rajalakshmi T

Department of ECE, Sri Muthukumaran Institute of Technology, Chennai

Prithra P

Department of ECE, Sri Muthukumaran Institute of Technology, Chennai


[1] Bedrij, O. J. 1962, Carry-select adder, IRE Trans. Electron. Computer, pp. 340–344.

[2] Ceiang, T. Y., and Hsiao, M. J. 1998, Carry-select adder using single ripple carry adder Electron. Lett, vol. 34, no. 22, pp. 2101–2103.

[3] Shilpi Thawait, Jagveer Verma, “FPGA Implementation of Simple and High Speed Vedic Multiplier,” SSRG International Journal of VLSI & Signal Processing (SSRG-IJVSP) – volume 2 Issue 3 May-June 2015.

[4] Bathija R.K, Meena R.S, Sarkar S, Rajesh Sahu, “Low Power High Speed 16x16 bit Multiplier using Vedic Mathematics,” International Journal of Computer Applications,Volume 59– No.6, December 2012.

[5] Ganesh Kumar G, Charishma V, “Design of High Speed Vedic Multiplier using Vedic Mathematics Techniques,” International Journal of Scientific and Research Publications, Volume 2, Issue 3, March 2012.

[6] Padma Devi, Ashima Girdher and Balwinder Singh, (June 2010)”Improved Carry Select Adder with Reduced Area and Low Power Consumption”, International Journal of Computer Applications (0975 – 8887), Volume 3 -No.4,.

[7] B. Ramkumar and Harish M Kittur “Low-Power and AreaEfficient Carry Select Adder” IEEE Trans. on very large scale integration systems 2012.

[8] R.Sridevi, Anirudh Palakurthi, Akhila Sadhula, Hafsa Mahreen, " Design of a High Speed Multiplier (Ancient Vedic Mathematics Approach", International Journal of Engineering Research, Volume No.2, Issue No.3, pp: 183-186.

[9] Ramachandran. S, Kirti.S.Pande, "Design, Implementation and Performance Analysis of an Integrated Vedic Multiplier Architecture", International Journal Of Computational Engineering Research , Volume 2, Issue 3, June 2012.

[10] C.Sheshavali , K.Niranjan kumar, " Design and Implementation of Vedic Multiplier", International Journal of Engineering Research and Development, Volume 8, Issue 6 (September 2013), PP.23-28.