ANALYSIS OF FREQUENCY RESPONSE OF RLC NETWORKS ON SINUSOIDS OF RADIO FREQUENCIES LEADING TO TRANSMISSION LINE EFFECTS ON ROUTING NETS IN VERY LARGE SCALE INTEGRATION DEEP-SUBMICRON CIRCUITS

Authors

  • Saravanan N

DOI:

https://doi.org/10.20894/IJMSR.117.006.001.003

Keywords:

Very Large Scale Integration, Routing, Deep-Submicron Chip.

Abstract

VLSI Technology has advanced to the level of transistors fabricated with gate lengths in tens of nanometers. Deep-Submicron VLSI chips need to undergo rigorous post layout simulation tests to ensure the circuit operates as expected even after fabrication. The rules for Layout vs Schematic check is also stringent for such integrated circuits. Chips operating on RF signals have Transmission Line effect along routing wires that leads to additional delays. The nets that behave as transmission lines should also be properly matched. Improper matching leads to power reflection and wastage which is not desirable in portable applications. In this work an analysis is done on nets modeled as Transmission Lines. The behavior of the transmission lines on a range of frequencies is reported in terms of amplitude response and phase response. The behavior of a transmission line depends on the geometry. Based on the information, the geometry and position of routing nets can be optimized to design a routing network with minimum delay.

Downloads

Download data is not yet available.

Author Biography

Saravanan N

PG Scholar, VLSI Design, PSNA College of Engineering and Technology, Dindigul, Tamilnadu, India.

References

[1] Ravindra, J. V. R., Pandurangaiah Yagateela, and Narasimha Prasad. "A Novel Analytical Model for Analysis of Delay and Crosstalk in Non Linear RLC Interconnects for Ultra Low Power Applications." Computer Modelling and Simulation (UKSim), 2013 UKSim 15th International Conference on. IEEE, 2013.

[2] Samanta, Tuhina, et al. "Crosstalk aware coupled line delay tree construction for on-chip interconnects." Quality Electronic Design (ISQED), 2011 12th International Symposium on. IEEE, 2011.

[3] Li, Xiao-Chun, Jun-Fa Mao, and Madhavan Swaminathan. "Transient analysis of CMOS-Gate-Driven interconnects based on FDTD." IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 30, No. 4, pp: 574-583, 2011.

[4] Kar, R., et al. "An accurate crosstalk noise estimation method for two simultaneously switched on-chip VLSI distributed RLCG global interconnects." Signal and Image Processing (ICSIP), 2010 International Conference on. IEEE, 2010.

Downloads

Published

2014-12-17

Issue

Section

Articles