LOW POWER RADIX-2 BASED SINGLE PATH DELAY FEEDBACK FFT WITH DIF ALGORITHM
Abstract
In this paper, describe a processor architecture customized to radix-2 based SDF FFT algorithm. The proposed architecture supports all FFT sizes, required by the OFDM applications. The main goal of the proposed architecture is to reduce the area, latency, power and also to decrease computational path for speed up the FFT processor calculation. The proposed low power radix-2 based single path delay feedback FFT architecture with DIF algorithm applies various periodicity properties of twiddle factors multiplier. In other hand, Decimation in Time (DIT) is mostly used to convert the frequency domain signal into time domain signal. The main goal of the VLSI design is to reduce the hardware utilization, delay, and power consumption of the architecture. Generally, SDF architecture is designed for high-speed applications. It offers less delay during the computation of FFT process to implement the processor in 16-point SDF FFT architecture with DIF algorithm. The processor has been synthesized on a Xilinx ISE 12.4design technology and both area efficiency and performance have been evaluated.Downloads
References
Dali, M. Gibson, R.M. Amira, A. Guessoum, A. and Ramzan, N. “An efficient MIMO-OFDM radix-2 Single-Path Delay Feedback FFT implementation on FPGA” In Adaptive Hardware and Systems (AHS), 2015 NASA/ESA Conference on (pp. 1-7). IEEE.
Daoud, O. “Performance improvement of wavelet packet transform over fast Fourier transform in multiple-input multiple-output orthogonal frequency division multiplexing systems” IET communications, Vol. 6, Issue. 7, pp: 765-773, 2012.
David Jerry Steve, R. and Mohamed rabik, M, “N-Point P-Parallel Radix-2^K Feed forward FFT Architecture” International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering (IJAREEIE), Vol. 3, Issue. 6, pp: 10056-10062, 2014.
Dickson, B.W. and Albert, A. “Parallel Extensions to Single-Path Delay Feedback FFT Architectures” IEEE conference on 2014.
Ding, W. Yang, F. Song, J. and Niu, Z. “Energy-efficient orthogonal frequency division multiplexing scheme based on time–frequency joint channel estimation”, IET Communications, Vol. 8, Issue. 18, pp: 3406-3413, 2014.
Earl E. Swartzlander and George Hallnor, “Fast Transform Implementation” IEEE conference on 1984.
Faezah, J. and Sabira, K. “Adaptive Modulation for OFDM System” International Journal of Communication Networks and Information Security (IJCNIS), Vol. 1, No. 2, pp: 1-8, 2009.
Fan, C.P. Lee, M.S. and Su, G.A. “A low multiplier and multiplication costs 256-point FFT implementation with simplified radix-24 SDF architecture”, In Circuits and Systems, 2006. APCCAS 2006. IEEE Asia Pacific Conference on (pp. 1935-1938). IEEE.
Garcia, J. Michell, J. and Buron, A. M. “VLSI configurable delay commutator for a pipeline split radix FFT architecture” IEEE Transactions on Signal Processing, Vol. 47, Issue. 11, pp: 3098-3107, 1999.
Rao, K.H. and Paul, C.K.C., DESIGN OF AREA EFFICIENT R2MDC FFT USING OPTIMIZED COMPLEX MULTIPLIER.
Adiono, T. and Mareta, R., 2012, June. Low latency parallel-pipelined configurable FFT-IFFT 128/256/512/1024/2048 for LTE. In 2012 4th International Conference on Intelligent and Advanced Systems (ICIAS2012) (Vol. 2, pp. 768-773). IEEE.
Bepari, D. and Mitra, D., 2015. Improved power loading scheme for orthogonal frequency division multiplexing based cognitive radio. IET Communications, 9(16), pp.2033-2040.
Shilpha, G., 2014. Low power 128 point split radix fft for lte application. International Journal of MC Square Scientific Research, 6(1), pp.66-74.
Jabbar, S.A. and Nampoothiri, N.G., 2016. Design and Analysis of Burst Error Correcting Code for Nanoscale SRAM. International Journal of Engineering Science, 3013.
Sandyarani, K. and Kumar, P.N., 2016. Extended Hamming SEC-DAED-TAED based Fault Detection Technique for AES Encryption and Decryption. Indian Journal of Science and Technology, 9(33), pp.1-5.
Downloads
Published
Issue
Section
License

This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
Authors need to sign following agreement with International Journal of MC Square Scientific Research before publishing their articles:
- Authors need to return copyright form to Journal Editor-in-chief to proceed their articles for publication. Meantime, the journal licensed under a Creative Commons Attribution License, which permits other user to distribute the work with an acknowledgement of the authors for International Journal of MC Square Scientific Research.
- Authors are also able to share their separate, additional contractual arrangements for the non-restricted contribution of the journal with an acknowledgement of publication in International Journal of MC Square Scientific Research.
- Authors are allowed and encouraged to share their work during the submission process for increasing citation and exploring to increase the paper availability in worldwide way. The Effect of Open Access.