DESIGN AND IMPLEMENTATION OF EFFICIENT REVERSIBLE MULTIPLIER USING TANNER EDA
Keywords:Reversible logic, Multiplier, FIR Filter.
Finite impulse response (FIR) filter is one of the important components in any DSP and communication systems. The output from the DSP processor is depends on the FIR filter, so need an efficient FIR filter design, to achieve an efficient output. Filter architecture contains many components; one of the main components is multiplier. Different types of multipliers are available in the digital circuits, but need an efficient multiplier design to get efficient filters. Multiplier is one of the basic building blocks in the digital circuits. So the performance of the multiplier is important to get an efficient circuit design. Power consumption is one of the major drawbacks in the multiplier. Power consumed by the multiplier is higher in the digital circuits. To overcome the power consumption problem by design an efficient low power multiplier. The low power multiplier is designed by using reversible logic gates. Generally reversible logic was designed by avoiding the higher power consumption by the circuits, compared to Irreversible logic gates, reversible logic consumes less power. To apply the logic in the entire multiplier circuit and see the performance of the multiplier. The low power multipliers overcome the power dissipation in the circuits. It was implemented by using Tanner EDA tool.
2. Rangari, M., Saraswat, R., and Jain, R., “Design of reversible logic ALU using reversible logic gates with lowdelay profile”, IJARCCE papers, vol. 4, No. 4 , 2013.
3. Lim, J., Kwon, K., and Chae, S. I., “Reversible energy recovery logic circuit without non-adiabatic energy loss,” Electron. Lett, vol. 34, No. 4, pp. 344–346, 1998.
4. Mahammad, S. N and Veezhinathan, K., “Constructing Online Testable Circuits Using Reversible Logic”, IEEE transactions on instrumentation and measurement, vol. 59, No. 1, pp. 101-109, 2010.
5. Kerntopf, P., “Synthesis of multipurpose reversible logic gates”, in Proc. Euromicro Symp. DSD, pp. 259–267, 2002.
6. Dandapat, A., Ghosal, S., Sarkar, P., and Mukhopadhyay, D., “A 1.2- ns16×16-Bit Binary Multiplier Using High Speed Compressors”, World Academy of Science, Engineering and Technology, 2010.
7. Rao, J, M., and Dubey, S., “A High Speed Wallace Tree Multiplier Using Modified Booth Algorithm for Fast Arithmetic Circuits”, IOSR Journal of Electronics and Communication Engineering, vol. 3, No. 1, 2012.
8. Proakis, J. G., and Manolakis, D. G., “Digital Signal Processing: Principles, Algorithmsand Applications”, UpperSaddle River, NJ, USA: PrenticeHall, 2010.
9. Hentschel, T., and Fettweis, G., “Software radio receivers,” in CDMA Techniques for Third Generation Mobile Systems. Dordrecht, the Netherlands: Kluwer, pp. 257–283. 1999.
10. Gowrishankar, V., Manoranjitham, D., and Jagadeesh, P., “Efficient FIR Filter Design Using Modified Carry Select Adder and Wallace Tree Multiplier”, International Journal of Science, Engineering and Technology Research (IJSETR), Vol. 2, No. 3, pp: 703-711, 2013
Authors need to sign following agreement with International Journal of MC Square Scientific Research before publishing their articles:
- Authors need to return copyright form to Journal Editor-in-chief to proceed their articles for publication. Meantime, the journal licensed under a Creative Commons Attribution License, which permits other user to distribute the work with an acknowledgement of the authors for International Journal of MC Square Scientific Research.
- Authors are also able to share their separate, additional contractual arrangements for the non-restricted contribution of the journal with an acknowledgement of publication in International Journal of MC Square Scientific Research.
- Authors are allowed and encouraged to share their work during the submission process for increasing citation and exploring to increase the paper availability in worldwide way. The Effect of Open Access.