REDUCTION OF RESOURCE USAGE IN FPGA BY IMPLEMENTING BACK PROPAGATION ALGORITHM

Authors

  • Vijayaragavan, V

DOI:

https://doi.org/10.20894/IJMSR.117.009.001.025

Keywords:

Field Programmable Gate Array (FPGA), Microcontrollers. Supervised Learning, VHSIC Hardware Description Language (VHDL), MATLAB.

Abstract

Back propagation learning algorithm is used to implementing the FPGA for reducing the memory usage and it is one type of Supervised Learning network. The overfitting problems occurs in the device is obtained by the three steps of the algorithm. The three steps are training, validation and testing. The FPGA implementation is done by the Ex-OR functions and the VHDL code is written for the Ex-OR function using the BP algorithm. Also, the MATLAB code is written for the BP algorithm. The results show that the reducing of resource usage and increase of computational speed by the comparison of the output of VHDL code, Arduino code and MATLAB code. Both of the implementations of the Back-propagation algorithm is useful for applications to real-world problems.

Downloads

Download data is not yet available.

Author Biography

Vijayaragavan, V

PG scholar-EEE, Anna University Regional Campus, Coimbatore.

References

[1] An.G, “The effects of adding noise during backpropagation training on a generalization performance,” Neural Comput., vol. 8, no. 3, pp. 643-674, Apr. 1996.

[2] Canete.E, Chen.J, Luque.R.M, and Rubio.B, “neuralSens: A neural network based frame work to allow dynamic adaption in wireless sensor and actor networks,” J. Netw. Comput. Appl., vol. 35, no. 1, pp. 382-393, 2012.

[3] Dinu.A, Cirstea.M.N, and Cirstea.S.E, “Direction neural-network hardware- implemantation algorithm,” IEEE Trans. Ind. Electron., vol. 57, no. 5, pp. 1845-1848, may 2010.

[4] Gomperts.A, Ukil.A, and Zurfluh.F, “Development and implementation of parameterized FPGA-based general purpose neural networks for online applications,” IEEE Trans. Ind. Informat., vol. 7, no. 1, pp. 78-89, Feb. 2011.

[5] Gomperts.A, Ukil.A, and Zurfluh.F, “Implementation of neural network on parameterized FPGA,” in Proc. AAAI Spring Symp., Embedded Reason., 2010, pp. 45- 51.

[6] Hawkins.D.M, “The problem of overfitting,” J. Chem. Inf. Comput. Sci., vol. 44, no. 1, pp. 1-12, 2004.

[7] Huang.G.B, and Sie.C.K, “Real-time learning capability of neural networks,” IEEE Trans. Neural Netw., vol. 17, no. 4, pp. 863-878, Jul. 2006.

[8] Monmasson.E, Idkhajine.L, Cirstea.M, Bahri.I, Tisan.A, and Naouar.M.W, “FPGAs in industrial control applications,” IEEE Trans. Ind. Informat., vol. 7, no. 2, pp. 224-243, May 2011.

[9] Ortega-Zamorano.F, Jerez.J.M, Subirats.J.L, Molina.I, and Franco.L, “Smart sensor/actuator node reprogramming in changing environments using a neural network model,” Eng. Appl. Artif. Intell., vol. 30, pp. 179-188, Apr. 2014.

[10] Ortega-Zamorano.F, Jerez.J.M, Urda.D, Luque-Baena.R.M and Franco.L, “Efficient Implementations of the algorithm in FPGA and microcontroller,” IEEE Trans. Nerual Netw, vol. 27, no. 9, pp. 1840-1850, Sep. 2016.

Downloads

Published

2017-03-27

Issue

Section

Articles