Design and Implementation of Power Efficient Modified Russian Peasant Multiplier using Ripple Carry Adder


  • sendhilkumar



Modified Russian Peasant Multiplier (MRPM), Ripple Carry Adder (RCA), Partial Product Generation (PPG), Verilog Hardware Description Language (Verilog HDL), and Multiplication and Accumulation unit (MAC).


FIR filters, microprocessor and digital signal processor are the core system of multipliers. MAC is the most important building block in DSP system. The key element of high throughput multiplier and accumulator unit (MAC) is to achieve a high-performance digital signal processing application. In this paper, Modified Russian Peasant Multiplier (MRPM) using Ripple Carry Adder (RCA) has been proposed. According to Russian Rule?s, Divide and conquer technique is used in the multiplication process. But, in perspective of digital design, only shifters and adders are used in Russian Peasant Multiplier to produce Partial Product Generation (PPG). A ripple carry adder is a logic circuit in which the carry-out of each full adder is the carry in of the next most significant full adder. It is called a ripple carry adder because each carry bit gets rippled into the next stage. Here, ripple carry adder is used for low power application. Reducing the chip size, increasing the speed and reducing the power consumption are main crucial factors in VLSI System design environment. The goal of this research work is to design the VLSI implementation of MAC for high-speed DSP applications. For designing the Multiplication and accumulation unit, different kinds of multipliers and adders are considered in this paper. The total operation is coded with Verilog HDL using ModelSim 6.3C, synthesized by using Xilinx ISE 12.4i design tool.


Download data is not yet available.

Author Biography


Assistant Professor Department of Electronics and Communication Engineering Sri Indu College of Engineering and Technology Sheriguda Hyderabad 70.


[1] Gunasakaran, K., and Manikandan, M., “Area Efficient Design of Reconfigurable FIR filter using Russian Peasant multiplier with Modified Carry Select Adder” International Journal of Innovative Research and Studies (IJIRS), Vol. 3, Issue. 12, pp: 138-151, 2014.

[2] Sweety Kashyap and Mukesh Maheshwari, “Implementation of High Performance Fir Filter Using Low Power Multiplier and Adder”. Int. Journal of Engineering Research and Applications, Vol. 4, Issue 1, January 2014.

[3] Kumar, C. Uthaya, and B. Justus Rabi. "Design and Implementation of Modified Russian Peasant Multiplier using MSQRTCSLA based Fir Filter." Indian Journal of Science and Technology 9.7 (2016).

[4] Chang, T-Y., and M-J. Hsiao. "Carry-select adder using single ripple-carry adder." Electronics letters 34.22 (1998): 2101-2103.

[5] Elguibaly, Fayez. "A fast parallel multiplier-accumulator using the modified Booth algorithm." IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing 47.9 (2000): 902-908.

[6] Kumar, Maroju Sai, D. Ashok Kumar, and P. Samundiswary. "Design and performance analysis of Multiply-Accumulate (MAC) unit." Circuit, Power and Computing Technologies (ICCPCT), 2014 International Conference on. IEEE, 2014.

[7] Jou, Shyh-Jye, et al. "A pipelined multiplier-accumulator using a high-speed, low-power static and dynamic full adder design." IEEE Journal of solid-state circuits 32.1 (1997): 114-118.

[8] Fang, Chih-Jen, et al. "Fast and compact dynamic ripple carry adder design." ASIC, 2002. Proceedings. 2002 IEEE Asia-Pacific Conference on. IEEE, 2002.

[9] Malik, Swathi, and Sangeeta Dhall. "Implementation of MAC unit using booth multiplier & ripple carry adder." International Journal of Applied Engineering Research 7.11 (2012): 358-363.

[10] Ramteke, Sneha Manohar, Yogeshwar Khandagre, and Alok Dubey. "Implementation of Low Power Booth?s Multiplier by Utilizing Ripple Carry Adder." International Journal of Scientific & Engineering Research 5.5 (2014): 145-150.

[11] Basant Kumar Mohanty and Sujit Kumar Patel, “Area–Delay–Power Efficient Carry-Select Adder” IEEE Transactions on Circuits and Systems-II, Express Briefs, Vol. 61, No. 6, pp: 418-422, 2014.