Reduced Complexity Wallace Tree Mulplier and Enhanced Carry Look-Ahead Adder for Digital FIR Filter


  • sendhilkumar N C



Finite Impulse Response (FIR) filter, Multiplication and Accumulation unit (MAC), Reduced Wallace tree multiplier, Carry Look-ahead Adder.


Improvement of Digital FIR filter is vital role in the field of Digital Signal
Processing in order to reduce the area, delay and power. MAC (Multiplication and
Accumulation) unit of Finite Impulse Response (FIR) filter has been designed using efficient
Multiplier and adder circuits for Optimized APT (Area, Power and Timing) product. In this
paper, the design of direct form FIR filter with efficient MAC unit has been presented. Initially,
full adder and half adder structures are shrunk down by reducing number of gates. This compact
Full adder and half adder structures are incorporated into reduced Wallace Multiplier and
improved Carry look-ahead Adder. Reduced Wallace tree multiplier and enhanced carry lookahead
adder for digital FIR filter has been proposed in this paper. The proposed 16-bit Carry
look-ahead adder has been improved. Consequently the delay of enhanced Carry look ahead
Adder is reduced. Generation of carry output is performed using number of OR gates in a
sequential manner. All these enhanced architectures are incorporated into the Digital FIR Filter
to reduce the area, delay and power utilization. Simulation results are done by using Modelsim
6.3C and synthesized by Xilinx ISE 10.1i design tool.


Download data is not yet available.

Author Biography

sendhilkumar N C

Assistant Professor, Department of Electronics and Communication Engineering, Sri Indu College of Engineering and Technology, Sheriguda, Hyderabad 70.


[1] Yuke Wang, C.Pai and Xiaoyu Song, 2002 “ The design of Hybrid Carry-Look ahead/ Carry-Select Adders” IEEE Transactions on Circuit and Systems, Vol.49, No.1,pp:16- 24.

[2] prof. Mary Joseph and Renji Narayanan, 2014 “ 16 bit carry select adder with low power and area” International Journal on Recent and Innovation Trends in Computing and Communication, Vol.2 ,Issue.5,pp:1223-1225.

[3] C.S. Wallace, 1964 “A Suggestion for a Fast Multiplier” IEEE Transactions on Electronic Computers, pp: 14 – 17.

[4] Ron S. Waters, Earl E. Swartzlander, 2010 “A Reduced complexity Wallace Multiplier Reduction” IEEE Transactions on Computers, Vol.59, No.8, and pp: 1134-1137.

[5] G. Ganesh Kumar and Subhendu K Sahoo, 2015 “Implementation of a High Speed Multiplier for High –performance and Low power Applications” IEEE Conference.

[6] Lin Jieshan and Huang Shizhen, “An Design of the 16-order FIR Digital Filter Based on FPGA”, The 1st International Conference on Information Science and Engineering (ICISE2009), pp.1-4.

[7] Luu, X. V. Hoang, T. T. Bui, T. T. & Dinh-Duc, A. V. “A high-speed unsigned 32-bit multiplierbased on booth-encoder and Wallace-tree modifications” IEEE International Conference onAdvanced Technologies for Communications (ATC), pp. 739-744, 2014.

[8] Gowrishankar, V. Manoranjitham, D. and Jagadeesh, P. “Efficient FIR Filter Design Using Modified Carry Select Adder & Wallace Tree Multiplier” International Journal of Science Engineering and Technology Research (IJSETR), Vol. 2, No. 3, pp: 703-711, 2013

[9] Dempster, A. G. & Macleod, M. D. “Use of minimum-adder multiplier blocks in FIR digital filters” IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, Vol.42, No.9, pp.569-577, 1995.

[10] Chen, J. Chang, C. H. Fen, F. Ding, W. and Ding, J. “Novel Design Algorithm for Low Complexity Programmable FIR Filters Based on Extended Double Base Number System” IEEE Transaction on Circuits and Systems,Vol. 62, No.1, pp. 1-10, 2014.