• Hanumantha Rao K



Fast Fourier Transform (FFT), Complex multiplier, Radix-2 Multi-path Delay Commutator (R2MDC) FFT, low complexity R2MDC FFT, Very Large Scale Integration (VLSI).


Fast Fourier Transformation (FFT) algorithm is the frequency transformation technique in which time domain representation of sampled signal is converted into frequency domain representation of sampled one. In this paper, low complexity Radix-2 Multi-path Delay Commutator (R2MDC) FFT frequency transformation technique is developed through Very Large Scale Integration (VLSI) System design environment. Low power consumption, less area and low delay are the main concerns in VLSI. Traditional Radix-2 MDC FFT structure has more hardware complexity due to its intensive computational elements. In general, complex multiplier structure of R2MDC FFT requires more LUTs and slices than other structure. In order to overcome this problem, complex multiplier architecture of R2MDC FFT is effectively optimized in this paper. Proposed optimized complex multiplier architecture consumes less hardware complexity than existing one. Further, design of R2MDC FFT architecture by using optimized complexity multiplier offer more advantages. Simulation results for proposed low complexity R2MDC FFT architecture is evaluated by using Model-Sim6.3C and synthesis results are evaluated by using Xilinx 10.1 design tool.


Download data is not yet available.

Author Biography

Hanumantha Rao K

Research scholar, St. Peters University, Chennai, Tamilnadu, India.


1. Adiono, T. and Mareta, R. “Low latency parallel-pipelined configurable FFT-IFFT 128/256/512/1024/2048 for LTE” In Intelligent and Advanced Systems (ICIAS), 2012 4th International Conference on (Vol. 2, pp. 768-773). IEEE, 2012.

2. Akshata, A. Gopika, D.K. and Hameem Shanavas, I. “FPGA Implementation of Decimation In Time FFT or Discrete Fourier Transform” Vol. 1, Issue. 2, JEST-M, pp: 35-39, 2012.

3. Angeline, T. and Narain Ponraj, D. “A Survey on FFT Processors” International Journal of Scientific & Engineering Research (IJSER), Vol. 4, Issue. 3, pp: 1-5, 2013.

4. Babitha, A. and Divya, S. “Modified Hamming Codes with Double Adjacent Error Correction along with Enhanced Error Detection” International Journal of Innovative Research in Computer and Communication Engineering (IJIRCCE), Vol. 3, Issue. 8, pp: 7706-7713, 2015.

5. Baeg, S. Wen, S. and Wong, R. “SRAM interleaving distance selection with a soft error failure model” Nuclear Science, IEEE Transactions on Vol. 56, Issue. 4, pp: 2111-2118, 2009.

6. Barros, D. J. and Kahn, J. M. “Optimized dispersion compensation using orthogonal frequency-division multiplexing” Journal of Lightwave Technology, Vol. 26, Issue. 16, pp: 2889-2898, 2008.

7. Bepari, D. and Mitra, D. “Improved power loading scheme for orthogonal frequency division multiplexing based cognitive radio” IET Communications, Vol. 9, Issue. 16, pp: 2033-2040, 2015.

8. Chang, J. Lu, I.T. and Li, Y.X. “Adaptive codebook-based channel prediction and interpolation for multiuser multiple-input multiple-output–orthogonal frequency division multiplexing systems” IET communications, Vol. 6, Issue. 3, pp: 281-288, 2012.

9. Chen, S. G. Huang, S. J. Garrido, M. and Jou, S. J. “Continuous-flow Parallel Bit-Reversal Circuit for MDF and MDC FFT Architectures” IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 61, Issue. 10, pp: 2869-2877, 2014.