Efficient Architecture for Median Filter for Image Enhancement

Authors

  • Balarani R

DOI:

https://doi.org/10.20894/IJMSR.117.002.001.003

Abstract

Digital image processing is an ever elaborating and dynamic area with applications reaching out into our everyday life such as medicine, space exploration, surveillance, authentication, automated industry inspection and many more areas. Applications such as these involve different processes like image enhancement and object detection. The function of the proposed circuit is to detect the existence of impulse noise in an image neighborhood and apply the operator of the median filter only when it is necessary. Experimental results with real images demonstrate the improved performance. The proposed digital hardware structure is capable to process gray-scale images and is fully pipelined, whereas parallel processing is used in order to minimize computational time. In the presented design, a pixel image neighborhood can be selected for the computation of the filter output. The proposed digital structure was designed, compiled and simulated using the Modelsim and Synthesized in Xilinx.

Downloads

Download data is not yet available.

Author Biography

Balarani R

HOD, ECE Dept, SRM University, Ramapuram Campus, Chennai.

References

[1] W. K. Pratt, Digital Image Processing. New York: Wiley, 1991.

[2] G. R. Arce, N. C. Gallagher, and T. Nodes, “Median filters: Theory and applications,” in Advances in Computer Vision and Image Processing, T. Huang, Ed. Greenwich, CT: JAI, 1986.

[3] T. A. Nodes and N. C. Gallagher Jr., “The output distribution of median type filters,”
IEEE Trans. Commun., vol. COM-32, pp. 532–541, May 1984.

[4] T. Sun and Y. Neuvo, “Detail-preserving median based filters in image processing,”
Pattern Recognit. Lett., vol. 15, pp. 341–347, Apr. 1994.

[5] E. Abreau, M. Lightstone, S. K. Mitra, and K. Arakawa, “A new effici-cient approach for the removal of impulse noise from highly corrupted images,” IEEE Trans. Image Processing, vol. 5, pp. 1012–1025, June 1996.

[6] K. S. Ali, “Digital circuit design using FPGAs,” in Proc. 19th ICCIE, 1996, pp. 127–129.

[7] K. E. Batcher, “Sorting networks and their applications,” in Proc. AFIPS-SJCC, 1968, pp. 307–314.

[8] I. Pitas and A.N. Venetsanopoulos Nonlinear Digital Filters: Principles and Applications. Boston, MA: Kluwer, 1990.

Downloads

Published

2010-12-18

Issue

Section

Articles