• Geetha P
  • Manimaran A




Fast Fourier Transform (FFT), Single-path Delay Feedback (SDF) FFT, Very Large Scale Integration (VLSI)


Fast Fourier Transform (FFT) operation is one of the most important fundamental operations in the digital signal processing systems. A new pipelined Radix-8 based Fast Fourier Transformation (FFT) architecture is designed for performing frequency transformation techniques. The objective of this design is to improve the speed and to reduce the area, delay and power. Radix-8 FFT, which is used to improve the speed of functioning by reducing the computational path. In the proposed new architecture named as ?Radix-8 SDF FFT?. In this architecture, the numbers of stages are reduced to 75%. The SDF FFT is to increasing the processing speed of architecture. The performance evaluation of Radix-8 SDF FFT architecture is determined through Very Large Scale Integration (VLSI) system design environment. In the VLSI system design, less area utilization, low power consumption and high speed are the main parameters. Hence, the main goal of proposed architecture is to reduce hardware complexity, power consumption and increasing both speed and throughput of the system. Applications: Mobile Ad-hoc Network (MANET), Orthogonal Frequency Division Multiplexing (OFDM) System.


Download data is not yet available.

Author Biographies

Geetha P

ECE Department (M.E-EST), Karpaga Vinayaga College of Engineering and Technology, G.S.T Road, Mathuranthagam, Kancheepuram District, Tamil Nadu, India.

Manimaran A

Associative Professor (ECE Dept), Karpaga Vinayaga College of Engineering and Technology, G.S.T Road, Mathuranthagam, Kancheepuram District, Tamil Nadu, India


[1]. Sudha Kiran G , Brundavani P, ?FPGA Implementation of 256-Bit, 64-Point DIT-FFT Using Radix-4 Algorithm ? International Journal of Advanced Research in Computer Science and Software Engineering, Volume 3, Issue 9, September 2013.

[2]. K.Sowjanya,Leela Kumari Balivada, , ? Design and Performance Analysis of 32 and 64 Point FFT using Multiple Radix Algorithms?, International Journal of Computer Applications (0975 – 8887) Volume78– No.1, September 2013.

[3]. C.Vennila, G.Lakshminarayanan, Seok-Bum Ko, ?Dynamic PartialReconfigurable FFT for OFDM based Communication Systems?,Springer Circuit System Signal processing, p 1-18, October 2011.

[4]. Y.-N. Chang, "An efficient VLSI architecture for normal I/O orderpipeline FFT design", IEEE Trans. Circuits Syst. II, Exp. Briefs, Vol.55, No. 12, pp. 1234-1238, Dec. 2008.

[5]. Lenart and Viktor Öwall. Architectures for dynamic data scaling in2/4/8k pipeline FFT cores. IEEE transactions on Very Large ScaleIntegration (VLSI) systems, vol. 14, no. 11, Pages: 1286-1290,November 2006.

[6]. Mian Sijjad Minallah, Gulistan Raja. Real Time FFT ProcessorImplementation. IEEE—ICET 2006 2nd International Conference onEmerging Technologies.Peshawar, Pakistan 13-14, Pages:192-195, November 2006.